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Abstract 
We have recently developed a Si1-xGex sputter epitaxy method for next-generation high-speed Si/Si1-xGex devices. 
With this method, we have succeeded in controlling the strain-relaxation behaviors and obtaining good crystalline  
Si1-xGex layers. We have obtained smooth and uniformly strained Si (s-Si), on our proposed quadruple strain-relaxed 
buffer, which also exhibits a high electron mobility enhancement by strain. With this method, we have also succeeded 
in forming a very flat Ge layer directly on Si (001). Using the flat Ge layer, we have first fabricated a Si-barrier/Ge-
well single-well hole-tunneling resonant tunneling diode which is an ideal structure and exhibits a high peak-to-valley 
current ratio at room temperature. The flat s-Si, Si1-xGex, and Ge layers formed on Si by the sputter epitaxy method 
and then the sputter epitaxy method are useful to be applied to next-generation high-speed and high-density       
Si/Si1-xGex devices as an environmentally light-load method. 
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1. Introduction  
As a next-generation high-speed Si-system device, Si1-xGex/Si1-yGey hetero-structures have been used 
and strained-Si1-xGex has been applied to enhance the electron and hole carrier mobilities for metal-oxide-
semiconductor field effect transistors (MOSFETs), modulation-doped FETs (MODFETs), and doped-
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channel FETs (DCFETs). Quantum effect devices such as resonant-tunneling diodes (RTDs), which 
consist of Si1-xGex (barrier)/Si1-yGey (well) hetero-structures are also one of candidates for a next-
generation high-speed Si-system device. 
Biaxial global-strain-type strained Si (s-Si) formed on a Si1-xGex strain-relief relaxed buffer has still 
attracted much attention because of high electron mobility enhancement and has been intensively applied 
to the above devices. However, with a currently used gas-source epitaxy method such as gas-source 
molecular beam epitaxy (GS-MBE) and chemical vapor deposition (CVD) methods, a cross-hatch 
undulation surface is caused on the strained layer [1], which is a serious issue to be solved for high-
density devices. 
Ge-channel FETs have also been developed because Ge has originally higher electron and hole 
mobilities than Si. It is very attractive to form the Ge-channel FETs on Si substrates instead of Ge 
substrates in terms of production cost and integration with Si devices. However, Ge is well known to 
grow on Si in the Stranski-Krastanov (SK) growth mode to form Ge islands due to the lattice mismatch 
between Ge and Si [2]. To overcome the problem and obtain a flat Ge layer by layer-by-layer growth,   
Si1-xGex buffers have been applied to be inserted between Ge and Si.[3] A Ge-on-insulator (GOI) 
structure [4], a low-temperature growth method [5] and surfactant mediated growth (SMG) methods [6] 
have been applied, so far. 
We have previously developed an ultra-high-vacuum (UHV) compatible magnetron sputter epitaxy 
method with a combination of Ar/H2 mixture working gas [7, 8]. With this method, we have obtained 
high-quality Si1-xGex epitaxial layers and the good strain-relaxation layer growth control, and its 
successful applications to n- and p-type RTDs [7,9] With this method, we also have recently clarify a 
smooth and uniformly strained Si formed on our proposed quadruple strain-relaxed buffer [10] and have 
proposed a formation method of a flat Ge layer directly on a Si substrate [11], and using the flat Ge layer, 
we have first succeeded in fabricating an ideal Si-barrier/Ge-well single-well hole-tunneling RTD 
operated at room temperature (RT) [12]. Thus our flat s-Si, Si1-xGex, and Ge layers formed on Si and then 
our sputter epitaxy method are useful to be applied to next-generation high-speed high-density devices. 
Since a sputter deposition method has merits of high resource usability and high safety deposition process, 
and large area deposition capability, our method also has a great merit as environmentally light-load Si-
system epitaxial growth method.  
In this report, we describe the sputter-formed s-Si characteristics and the flat Ge layer growth using 
our sputter epitaxy method and its application to an ideal Si/Ge RTD. 
2. Experimental 
Si, Ge and Si1-xGex layers with x being up to 0.35 were grown on 3.5 ± 0.5 and 0.015 ± 0.005 ȍ cm 
and p- and n-type Si(001) wafers with our sputter epitaxy [7,8] and GS-MBE methods [13,14]. The Si and 
Si1-xGex sputter epitaxy with x being up to 0.35 was performed by magnetron sputtering of Si and by 
simultaneous magnetron sputtering of Si and Ge, respectively, at a growth temperature of 500 °C in a 
UHV system with a base pressure of < 1 x 10-9 torr. In the case of Ge sputtering, the substrate temperature 
was 350 °C. A mixture of Ar and 5 volume % of H2 was used as a working gas. The working gas pressure 
was 2-3 mTorr. The Si1-xGex GS-MBE was performed using Si2H6 and GeH4 as Si and Ge sources at a 
growth temperature of 600 °C in a separate UHV system with a base pressure of ~5 x 10-10 Torr. The Si 
(001) substrates were cleaned prior to deposition by annealing at 1030 °C for 10 s following a pre-anneal 
at 600-630 °C for 2 hr under a UHV condition. The Si1-xGex film growth rates were 0.8 to 1.2 Ås-1 for the 
sputter epitaxy growth and 2.3 to 2.9 Ås-1 for the GS-MBE growth, respectively, depending on the Ge 
composition ratio, x. The Ge growth rate was 0.36 Ås-1. 
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3. Results and Discussion 
3.1. Strain and roughness distribution of strained Si formed by sputter epitaxy method [10] 
Biaxial global-strain-type s-Si layers were formed on our previously proposed stepwise quadruple- Si1-
xGex-layer buffer (QL buffer) which is served as a strain-relief relaxed buffer [13]. The QL buffers have a 
structure of 30 nm Si0.7Ge0.3/80 nm Si0.75Ge0.25/30 nm Si0.82Ge0.18/100 nm Si0.88Ge0.12 on Si (001) as 
illustrated in Fug. 1. The relaxation rate R values of the third and fourth (top) buffer layers of the samples 
used in this work were 56 and 49% for the GS-MBE sample, and 56 and 39% for the sputtered sample, 
respectively. 
To analyze strain and roughness distributions of s-Si surfaces on the nanometer scale, we have applied 
a combined atomic force microscopy (AFM) and tip-enhanced Raman spectroscopy (TERS) [10]. 
In Fig. 1, we show typical 30 x 30m2 AFM images of s-Si surfaces formed by (b) GS-MBE and (c) our 
sputter epitaxial method. A clear crosshatch undulation pattern is observed on the GS-MBE sample 
surface and the standard deviation, of the roughness distribution over the image was 5.6 nm. On the other 
hand, on the sputtered sample surface, the crosshatch undulation is very weak with = 0.93 nm.  
 
Fig. 1. (a) Structure of strained Si (s-Si) on our previously proposed QL strain-relief buffer, and 30 x 30 m2 AFM images of surfaces 
of s-Si formed by (b) GS-MBE and (c) our previously proposed sputter epitaxy method. 
 
Fig. 2. (a) AFM images and 1850 nm measurement lines along which AFM profiles and TERS spectra are measured, (b) 
corresponding AFM profiles, and (c) corresponding Si–Si TERS signal position profiles for s-Si samples formed by GS-MBE (left 
side) and sputter epitaxy (right side).                                                                                                                                                
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We measured both the TERS spectra and the AFM morphologies along 1850 nm lines - ’ and Γ - ’ on Γ
the GS-MBE and sputtered sample surfaces, respectively, as indicated in the AFM images shown in Fig. 
2(a). The corresponding AFM profiles are shown in Fig. 2(b). The values along - ’ and Γ - ’ were 3.5 Γ
and 0.91 nm, respectively, and show similar changes in undulation to those observed on the 30 x 30m2 
areas indicated in Fig. 1. The Si-Si Raman shift peaks obtained from the s-Si layers are shown in Fig. 2(c). 
The large Raman-shift changes over a distance of ~200nm suggest that the TERS spatial resolution is at 
least on the order of ~200 nm. The values of the s-Si peak positions along Į-Į’ and ȕ-ȕ’ were 0.91 and 
0.33 cm-1, respectively.  
By comparing the AFM and Raman shift profiles in Figs. 2(b) and 2(c), it is found that the AFM peak 
height is slightly related to the Raman shift and the surface flatness is strongly related to the strain 
uniformity of the s-Si layer and that the s-Si layer formed by our sputter epitaxial method has a smoother 
surface with a more uniform strain distribution than that formed by GS-MBE. Thus, s-Si formed by our 
sputter epitaxy is expected to be more suitable for higher density devices than with GS-MBE. 
In the case of GS-MBE using Si2H6 and GeH4, one-directional 60º lattice plane slips are observed in 
the strain-relief buffer [8], which results from the step-flow growth mode with hydride adsorbates [15] 
and causes a clear crosshatch undulation on the surface. However, with the sputter method, 
multidirectional 60º lattice plane slips are observed [8], which may result from more isotropic two-
dimensional island nucleation with less movable nonhydrogenated Si and Ge adsorbents than the hydrides 
and causes a smoother surface. 
In our TERS analyses, it has also been suggested that the compositional fluctuation of the underlying 
Si1-xGex buffer layer is related to the multidirectional lattice plane slips which cause the surface flattening 
[10].
3.2. Flat Ge layer directly formed on P-doped Si(001) 
We have recently found that Ge can be grown layer by layer on highly P- and B-doped Si(001) [11]. In 
Fig. 3, we show that typical SEM images obtained from Ge layers formed by GS-MBE on (a) 3.5 and (b) 
0.015 ȍ cm P-doped Si, and formed by Sputter on (c) 3.5 and (d) 0.015 ȍ cm P-doped Si. The deposition 
amounts of the Ge layers were almost the same between the sputter and GS-MBE samples. 
With the sputter epitaxy method, islands were observed on 3.5 ȍ cm Si, however, no island was 
formed on 0.015 ȍ cm Si. Thus, the Ge islands or the SK growth mode changes to layer-by-layer growth 
mode depending on the P doping concentration of the substrate. However, with the GS-MBE method, 
island formation was observed from both Gee layers on the 3.5 and 0.015 ȍ cm Si substrates. No flat 
layer was obtained.  
 
Fig. 3. Typical SEM images obtained from Ge layers formed by GS-MBE on (a) 3.5 and (b) 0.015 ȍ cm P-doped Si, and formed by 
Sputter on (c) 3.5 and (d) 0.015 ȍ cm P-doped Si. 
  
It has been reported that inhibition of Ge surface migration causes suppression of the Ge islanding or 
the SK growth mode [6, 16]. It is noted that nonhydrogenated Si and Ge adsorbates in the case of the 
sputter epitaxy method are less movable on the surface than hydride adsorbents in the case of the GS-
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MBE method. Therefore, the Ge flattening is suggested to be caused by both the effects of high surface 
dopant concentration and less movable Ge species on the surface. With the sputter epitaxy method, a flat 
Ge layer is also obtained on 0.015 ȍ cm B-doped Si, while Ge islanding is caused on 3.5 ȍ cm B-doped 
Si 
Our Raman shift measurements show that when the Ge deposition thickness is increased with the 
sputter epitaxy method, the Ge layer with a thickness of 10 nm is already almost fully relaxed on 3.5 ȍ 
cm Si, however, the Ge layer with a thickness of 70 nm is still partially strained on 0.015 ȍ cm Si. 
 
Fig. 4. TEM images obtained from Ge layers on (a) 3.5 ȍ cm and (b) 0.015 ȍ cm P-doped Si substrates and (c) in-plane TEM image 
of interface of Ge on 0.015 ȍ cm P-doped Si substrate. 
 
 
Transmission electron microscopy (TEM) images show that the Ge layer on 0.35 ȍ cm Si has an 
interface with complex dislocations in the growth direction as shown in Fig. 4(a). On the other hand, the 
Ge layer on 0.015 ȍ cm Si has almost no dislocations in the growth direction as shown in Fig. 4(b), 
however, the in-plane TEM image of the interface of the Ge layer on 0.015 ȍ cm Si shows dislocation 
networks as shown in Fig. 4(c), thus these dislocations correspond to pure edge dislocations. The line 
pitch of the dislocation networks was about 10 nm and well corresponds to the P atom density in the 
0.015 ȍ cm P-doped Si substrate. Therefore, the results have suggested that P atom works as an origin of 
pure edge dislocation generation. The Ge layer on 0.015 ȍ cm Si is partially strained. Therefore, when 
the P doping concentration is increased to the limited value, P-mediated pure edge dislocations are 
generated at the Ge/Si interface and cause relaxation with some strain which is enough for a Ge layer to 
grow layer by layer.  
In this section, we have investigated the phosphorus mediated effects on Ge growths on Si(001) 
formed by our sputter epitaxy and GS-MBE methods. By comparison between the methods, it has been 
found that the flat Ge is caused only with a combination of our sputter epitaxy method and a heavy P-
doped Si substrate. A combination of less movable Ge adsorbates than with GS-MBE and P atoms, which 
generate pure edge dislocations, is responsible for the Ge flat growth on Si (001). 
3.3. Room temperature operation of p-RTD having ideal structure of Si-barrier/Ge-well [12] 
We have first demonstrated Si/Ge hole-tunneling double-barrier resonant tunneling diodes (p-RTDs), 
having an ideal structure, formed on flat Ge layers by our proposed method described in the previous 
section; in this method, the flat Ge layers can be directly formed on highly B-doped Si(001) substrates 
using our sputter epitaxy method. Among hole-tunneling SiGe RTDs, maximum band offsets are obtained 
with relaxed-Si(barrier)/strained-Ge(well) and strained-Si(barrier)/relaxed-Ge(well) structures, and their 
barrier heights are as large as 0.81 and 0.76 eV estimated using the deformation potential method [17], 
respectively. Thus, these structures are very attractive for realizing room-temperature-operated high-peak-
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to-valley current ratio (PVCR) RTDs using a double barrier (DB) structure. It is important to use Si 
substrates for SiGe RTDs to be integrated with current Si devices. 
In the case of the relaxed-Si(barrier)/strained-Ge(well) RTD, a relatively thick, for example at least 10 
nm, compressively strained Ge emitter layer should be formed on strain-relaxed Si, and it is generally 
difficult to form such a thick Ge emitter layer owing to island formation by SK growth of Ge on relaxed 
Si [2]. With a flat and relaxed Ge layer formed directly on highly B-doped Si(001) by our sputter epitaxy 
method, as described in the Section 3-2, we have formed the other type of strained-Si(barrier)/relaxed-
Ge(well) DB RTD.  
Fig. 5. Structure of investigated hole-tunneling Si/Ge RTDs. The Ge well width d was varied from 2 to 4 nm (left side figure). I–V 
curves obtained from investigated hole-tunneling Si/Ge RTDs corresponding to that in the left side figure (right side figure). Base 
lines for RTDs with 3 and 4 nm wells are biased as indicated with arrows. 
 
Fig. 6. Valence band edges EVBM,hh, EVBM,lh, and EVBM,so for heavy hole, light hole, and spin–orbit split-off hole, 
respectively, which are estimated by taking a Ge relaxation rate of 89% into account, and calculated quantized energy levels for 
RTD with 3 nm Ge well. 
Fig. 7. Calculated lower-lying quantized energy levels Ehh1 and Elh1 for heavy and light holes as a function of well width. 
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The investigated RTD structures are shown in Fig. 5. First, 65 nm Ge layers were grown on 0.015 ȍ 
cm B-doped p-type Si(001) substrates. The Ge layers are relaxed by 89%. Then, a 2 nm Si barrier, a Ge 
well, and a 2 nm Si barrier were grown. The Ge well width was varied from 2 to 4 nm. The contact metal 
materials used for the top Ge layer and the Si substrate were Au and Al, respectively. A thick Si layer is 
also known to form islands on a relaxed Ge layer; however, an approximately 2 nm Si layer is epitaxially 
grown on a relaxed Ge layer [18]. This is the case for our RTDs and we have confirmed the flat RTD 
surfaces. Quantized energy levels in the wells have also been calculated by envelope wave function 
approximation by solving the Schrödinger equation taking a Ge relaxation rate of 89%, as shown in Fig. 6. 
In this calculation, longitudinal effective masses in Ge wells in the growth direction for heavy, light, and 
split-off holes are assumed to be 0.21, 0.047, and 0.076, respectively. We have also calculated the lower-
lying first and second heavy hole levels and first light hole levels as a function of well width as plotted in 
Fig. 7. 
We show typical I-V curves measured at RT in Fig. 5. The base lines of the I-V curves of RTDs with 
well widths of 3 and 4 nm wells are biased, as indicated with arrows in the figure. The I-V curves clearly 
show negative differential resistance (NDR) effects, which are characteristics to the RTD device, at RT 
with PVCRs of 1.3, 9.0, and 1.8 for the RTDs with well widths of 2, 3, and 4 nm, respectively.  
The experimentally obtained resonance peaks shown in Fig. 5 relatively well correspond to the 
calculated energy levels shown in Fig. 7. This relative comparison suggests that the lowest resonance 
peaks correspond to the lowest lying heavy hole levels Ehh1 indicated by A, B, and C in Fig. 7, and that 
the second lowest resonance peaks correspond to the lowest lying light hole levels Elh1 indicated by D and 
E in Fig. 7. Thus, we have successfully demonstrated, for the first time, the RT operation of Si-
barrier/Ge-well p-RTD which is fabricated using a flat Ge on Si with our sputter epitaxy method. 
4. Conclusions 
We have recently developed a Si1-xGex sputter epitaxy method for next-generation high-speed Si/Si1-
xGex devices. With this method, we have succeeded in controlling the strain-relaxation behaviors and 
obtaining good Si1-xGex crystallinity. We have obtained smooth and uniformly strained Si (s-Si) on our 
proposed quadruple strain-relaxed buffer. With this method, we have also succeeded in forming a very 
flat Ge layer directly on Si (001). Using the flat Ge layer, we have successfully demonstrated Si-
barrier/Ge-well single-well hole-tunneling resonant tunneling diodes having an ideal structure at room 
temperature. The flat s-Si, Si1-xGex, and Ge layers formed on Si by the sputter epitaxy method and then 
the sputter epitaxy method are useful to be applied to next-generation high-speed and high-density   
Si/Si1-xGex devices as an environmentally light-load method. 
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